

Figure 1




Figure 2




Figure 3




FIG. 4 is a block diagram of a system 16 for processing a plurality of channels CH(1) through CH(P). The system 16 includes a control unit 48 and a plurality of processing units 46(1) through 46(P). The control unit 48 is connected to the processing units 46(1) through 46(P) via a bus 32. Each processing unit 46(i) is connected to a corresponding channel CH(i) via a line 46(i). The processing units 46(1) through 46(P) are arranged in a row, and the channels CH(1) through CH(P) are arranged in a column. The system 16 is shown in a perspective view, with a front panel 16 and a rear panel 16. The front panel 16 includes a display 27 and a control unit 48. The rear panel 16 includes a plurality of channels CH(1) through CH(P). The system 16 is shown in a perspective view, with a front panel 16 and a rear panel 16. The front panel 16 includes a display 27 and a control unit 48. The rear panel 16 includes a plurality of channels CH(1) through CH(P). The system 16 is shown in a perspective view, with a front panel 16 and a rear panel 16. The front panel 16 includes a display 27 and a control unit 48. The rear panel 16 includes a plurality of channels CH(1) through CH(P).

Figure 4




Figure 5




Figure 6a




Figure 6b

